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ABSTRACT 
The development of a Solid State Transformer (SST) that incorporates a DC-DC 
multiport converter to integrate both photovoltaic (PV) power generation and battery 
energy storage is presented in this dissertation. The DC-DC stage is based on a quad-
active-bridge (QAB) converter which not only provides isolation for the load, but also for 
the PV and storage. The AC-DC stage is implemented with a pulse-width-modulated 
(PWM) single phase rectifier. A unified gyrator-based average model is developed for a 
general multi-active-bridge (MAB) converter controlled through phase-shift modulation 
(PSM). Expressions to determine the power rating of the MAB ports are also derived. 
The developed gyrator-based average model is applied to the QAB converter for faster 
simulations of the proposed SST during the control design process as well for deriving 
the state-space representation of the plant. Both linear quadratic regulator (LQR) and 
single-input-single-output (SISO) types of controllers are designed for the DC-DC stage. 
A novel technique that complements the SISO controller by taking into account the cross-
coupling characteristics of the QAB converter is also presented herein. Cascaded SISO 
controllers are designed for the AC-DC stage. The QAB demanded power is calculated at 
the QAB controls and then fed into the rectifier controls in order to minimize the effect of 
the interaction between the two SST stages. The dynamic performance of the designed 
control loops based on the proposed control strategies are verified through extensive 
simulation of the SST average and switching models. The experimental results presented 
herein show that the transient responses for each control strategy match those from the 
simulations results thus validating them. 
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I INTRODUCTION 
The introduction covers backgrounds on the Solid State Transformer (SST) and the 
Multi-port DC-DC converters. These two areas provide the motivation for the work 
presented herein. 
A. Background on SST 
In the last decade, the Smart Grid concept has drawn the attention of researchers 
and industry as a feasible solution to the challenges that the entire electrical system is 
facing due to the growth in load, the increasing penetration of renewables and the 
deployment of the distributed generation at the consumer end [1]. 
Currently, the Future Renewable Electric Energy Delivery and Management 
(FREEDM) Systems Center is working in several areas in its efforts to contribute with 
the modernization of the power distribution system and help develop the standards for the 
implementation and optimal operation of this portion of the future Smart Grid [2]. Fig. 1 
depicts the structure of the distribution system envisioned by the FREEDM Systems 
Center. 
The power-electronics-based transformer, or so-called SST, is one of the key 
components of the FREEDM distribution system. In addition to serving as a regular 
distribution transformer, the SST provides ports for the proper integration of distributed 
energy resources (DER) and distributed energy storage (DES), thus enhancing the 
reliability of the distribution system [3]. Additionally, the SST enables the 
implementation of distributed intelligence through a secure communication network 
(COMM) to ensure stability and optimal operation of the distribution system. Another 
important component of the FREEDM distribution system is the Fault Identification 
Device (FID), which is a fast protection device deployed to enable Intelligent Fault 
Management (IFM) [4]. 
  2 
 
Fig. 1.  Envisioned SST based distribution system. 
Besides the advantage of its reduced size and weight due to its high frequency (HF) 
transformer [5], the SST makes use of state-of-the-art Power Electronics devices that 
allows it to provide additional functionalities such as on-demand reactive power support 
to grid, power quality, current limiting, storage management and a DC bus for end use. 
Poor load power factor and harmonics are isolated from the distribution system, thus 
improving the overall system efficiency. Additionally, the selection of new generation 
materials for semiconductors and magnetics may help improve its efficiency when 
compared to a regular transformer of the same ratings. Fig. 2 shows the SST interfacing 
photovoltaic (PV) generation, storage, electric loads as well as plug-in hybrid electric 
vehicles (PHEV). 
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Fig. 2.  Integration of DES, DER and intelligent loads through the SST. 
B. Background on Multi-port Converters 
In the last decades, the interest in renewable sources of energy has increase, 
considerably. They represent a potential solution to mitigate environmental issues and 
reduce the dependence on traditional sources of energy for electrical generation. The 
need of technology for adapting these non-traditional types of energy into the system has 
motivated the development of new generation power electronics converters. As illustrated 
in Fig. 3, the future homes will make use of power converters to integrate all the available 
sources of electrical energy, including renewables as wind turbine (WT) and PV. These 
power converters have to meet efficiency, flexibility, power density, reliability and safety 
requirements. 
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Fig. 3.  Available sources of electrical energy for consumer  
A generation of power converters that has been proposed by researchers for the 
integration of distributed generation (DG) and storage is the family of multi-port DC-DC 
converters [6]. Their advantage lies in the integration of several sources with minimum 
DC-DC conversion stages. The traditional and integrated configurations introduced in [6] 
are shown in Fig. 4 and Fig. 5, respectively. The latter may require a reduced the number 
of components while providing galvanic isolation.     
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DC 
DC 
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Fig. 4.  Conventional power conversion through two-port DC-DC converters 
  5 
 
Fuel Cell 
Wind 
Battery 
PV 
DC 
DC 
DC 
AC 
DC Bus AC Bus 
 
Fig. 5.  Integrated power conversion through a multi-port DC-DC converter 
C. Research Objectives 
Since the SST and the multi-port converters are two key areas of research, the work 
presented herein has been motivated by the better integration that the SST can achieve 
with the use of multi-port converters.  
As seen in the next chapter, the three-stage configuration that has been identified as 
a potential candidate for the SST implementation relies on a DC bus for PV and storage 
integration. This is achieved through separate DC-DC converters as depicted in Fig. 6. 
Without isolation, the voltage ratings of these devices must be selected mainly based on 
the DC bus voltage rating. If voltage ratings are not compatible and/or isolation is 
required, then additional isolation is needed, thus increasing the size of the system. 
Furthermore, separate controllers for each DC-DC converter are to be designed. In this 
design process, the stability of the interconnected DC-DC converters must be ensured. 
The proposed SST is based on a particular type of multi-port converter, called 
quad-active-bridge (QAB) converter, to integrate PV and storage. This SST topology 
eliminates the need of additional isolation and only an integrated controller for the DC-
DC stage may be required. The block representation of the proposed SST topology is 
shown in Fig. 7. 
  6 
Since little information is available on the literature for the QAB converter, a 
detailed analysis is required. Furthermore, an average model for any multi-active-bridge 
(MAB) converter is developed and expressions to calculate the rated power of any MAB 
port are derived. This is the basis for the dynamic analysis and control design of the DC-
DC stage of the proposed SST topology. 
The control design for the SST DC-DC stage is performed using both the 
conventional single-input-single-output (SISO) approach and a more modern multiple-
input-multiple-output (MIMO) approach. Furthermore, the SISO controller is 
complemented with a novel technique to deal with the cross-coupled characteristics of the 
QAB. 
Additionally, the control design for the SST AC-DC stage introduces a technique 
to deal with the interactions that result when the above two SST stages are 
interconnected. The performance of the controls is verified through extensive simulation 
of both switching and average models of the SST. Experimental results from the 
hardware implementation of a prototype SST are presented for validation purposes. Since 
no contributions are made on the SST DC-AC stage, it is modeled with a current source 
during its analysis and simulation, and implemented with an electronics load when testing 
the prototype SST. 
Load
LVDCHVAC HVDC LVAC
Grid
StoragePV
 
Fig. 6.  SST with PV and storage interfaced to LVDC link through separate isolated 
converters. 
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Load
LVDCHVAC HVDC LVAC
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StoragePV
 
Fig. 7.  QAB-based SST with storage and PV. 
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II REVIEW OF PREVIOUS WORK 
This chapter includes literature review on both the SST and the MAB converters. 
Some of the related work performed by the author of this dissertation is these two areas is 
also summarized herein. 
A. Literature Review on SST 
The SST review starts with the available topologies for the implementation of the 
SST, considering their limitations and strengths to support additional functionalities as 
compare to a regular distribution transformer. Simulations of some of the functional 
capabilities are presented based on a three-stage SST topology. 
The basic structure of a SST is depicted in Fig. 8. The isolation is achieved through 
an HF transformer. The grid voltage is converted into a higher frequency AC voltage 
through the use of power-electronics based converters before to be applied to the primary 
side of the HF transformer. The opposite process is performed on the HF transformer 
secondary side to obtain an AC and/or DC voltage for the load.      
 
Fig. 8.  Basic SST structure. 
1) SST Topologies 
The selection of the appropriate topology for the SST implementation is a key 
aspect. In [7] the issue is addressed by comparing some of the potential topologies that 
support bidirectional power flow as a minimum requirement. In order to select these 
potential topologies for comparison, a number of topologies proposed for SST as well as 
for general AC-AC power conversion have been surveyed therein. 
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An approach to classify the SST topologies and select the appropriate configuration 
according to the specific needs was introduced in [8]. In this classification, as seen in Fig. 
9, four SST configurations that cover all the possible SST topologies are identified: a) 
single-stage with no DC link, b) two-stage with low voltage DC (LVDC) link, c) two-
stage with high voltage DC (HVDC) link, and d) three-stage with both HVDC and LVDC 
links. The DC link of the third configuration is not appropriate for DES and DER 
integration since it is high voltage and has no isolation from the grid; therefore, 
topologies under that classification are not practical for SST implementation. 
 
Fig. 9.  SST configurations: (a) single-stage, (b) two-stage with LVDC link, (c) two-stage 
with HVDC link, and (d) three-stage. 
Presently, insulated gate bipolar transistors (IGBT) and HF transformers with 
distribution voltage ratings are not readily available. In order to solve this problem, a 
modular approach can be used to meet this requirement, in which the high voltage AC 
(HVAC) sides of several modules are series connected [9]. Additionally, by using the 
interleaving approach, the ripple currents may be reduced which translates into smaller 
filter size. Fig. 10 shows a fully modular single-stage configuration. A modular two-stage 
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configuration is shown in Fig. 11 where only the AC-DC stage is modular. Fig. 12 shows 
a modular three-stage configuration. 
 
 
Fig. 10.  Modular single-stage SST. 
 
 
Fig. 11.  Modular two-stage SST. 
 
 
Fig. 12.  Modular three-stage SST. 
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Six representative SST topologies have been identified in [7]: 
a) A single-stage SST comprising AC-AC Full-bridge converter modules. 
b) A single-stage SST comprising AC-AC Flyback converter modules. 
c) A two-stage SST comprising AC-DC isolated Boost converter modules 
and a pulse with modulated (PWM) dual-phase inverter. 
d) A two-stage SST comprising AC-DC Dual Active Bridge (DAB) 
converter modules and a PWM dual-phase inverter. 
e) A three-stage SST comprising a cascaded-full-bridge multilevel rectifier, 
DC-DC DAB modules and a PWM dual-phase inverter. 
f) A three-stage SST comprising a diode-clamped multilevel rectifier, DC-
DC Full-bridge converters and a PWM dual-phase inverter. 
The single-stage SST topologies require simple control. Their main drawback is the 
lack of capabilities that the presence of a DC link offers, e.g. input power factor 
correction. Fig. 13 and Fig. 14 show the AC-AC Full-bridge based SST and the AC-AC 
Flyback based SST, respectively. For simplicity, both SST topologies are implemented 
with a single AC-AC module. 
 
Fig. 13.  Single-stage SST based on an AC-AC Full-bridge converter. 
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Fig. 14.  Single-stage SST based on an AC-AC Flyback converter. 
The two-stage SST topologies offer a LVDC link for DER and DES integration. 
However, due to their lack of a HVDC link, the LVDC link voltage may have a larger 
120Hz ripple, caused by the 120Hz ripple currents generated by both AC sides. The 
selection of a larger capacitance leads to lower bandwidth voltage regulation. Fig. 15 and 
Fig. 16 show the AC-DC Isolated Boost based SST and the AC-DC DAB based SST, 
respectively. Both are also implemented with a single AC-DC module.  
 
Fig. 15.  Two-stage SST based on an AC-DC Isolated Boost converter. 
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Fig. 16.  Two-stage SST based on an AC-DC DAB. 
The three-stage SST topologies offer superior controllability that enables all of the 
functions that are desirable for an SST [10]. The main drawback of this SST topology is 
the large number of components which translates into possibly lower efficiency and 
reliability. Fig. 17 and Fig. 18 show the fully modular versions of the DC-DC DAB based 
SST and the DC-DC Full-bridge based SST, respectively. 
 
Fig. 17.  Modular three-stage SST based on a Four-level Rectifier and three DC-DC DAB 
converters. 
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Fig. 18.  Modular three-stage SST based on a Four-level Rectifier and three DC-DC Full-
bridge converters. 
2) Three-stage DAB-based SST Average Model 
The three-stage SST topology in Fig. 17 receives the most interest from the 
FREEDM since its converters require well established control techniques [11]. The work 
performed in [10] is to provide a black-box model of that topology to support system 
level analysis and control/protection design for Intelligent Energy Management (IEM) 
and IFM thrusts using MATLAB™/ Simulink®. The full average model of the selected 
SST topology is shown in Fig. 19. The presence of the two DC links decouple the SST 
AC ports, simplifies the controls, enables reactive power support to the grid and provides 
a LVDC link for DER and DES. 
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Fig. 19.  Three-stage DAB-based SST Average Model. 
The above SST average model, along with all the required controls, has been 
embedded into a Simulink® block. The controls and data ports of the SST block have 
been implemented with standard Simulink® blocks, whereas the electrical ports have been 
implemented with SimPowerSystems® blocks. Additionally, the SST block has been 
placed into a custom library as seen in Fig. 20. This library also includes blocks that 
model a boost converter for a battery and a photovoltaic (PV) module with its converter. 
These two extra blocks can be connected to the SST LVDC link and function as current 
sources. A Simulink® model using the developed blocks is shown in Fig. 21. 
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Fig. 20.  SST Simulink blockset. 
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Fig. 21.  Simulink model with developed SST block. 
The FREEDM test bed, referred to as the green hub, has been modeled using the 
developed SST block for testing the dynamic performance of the hub centralized and 
distributed controls under different types of faults and disturbances with and without 
communication. The Simulink® model of the green hub is shown in Fig. 22. 
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Fig. 22.  FREEDM Green Hub Simulink Model. 
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The long simulation times when testing higher level controls on larger SST-based 
systems are not practical. In order to solve this problem, a simplified SST average model 
is proposed in [12]. The new model, as seen in Fig. 23, allows for faster simulation of the 
system-level controls without loss of detail on the system dominant dynamics. Fig. 
24shows the comparison of some waveforms from running both the simplified and the 
full SST models for a system with only one SST. In this case, the simulation times are 1.1 
s and 18.5 s, respectively, on a 3GHz Pentium 4 PC. When simulating the green hub, the 
simulation times are 8.3 s and 284.6 s, respectively. 
 
 
Fig. 23.  Three-stage SST simplified average model. 
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Fig. 24.  Simulation results from full and simplified SST models 
3) SST Functional Capabilities 
Some of the desired SST functional capabilities have been simulated in [10] and 
[12] using the full average model of the three-stage DAB-based SST topology. A brief 
review of the SST functional capabilities is presented below. 
a) Output voltage regulation. Under normal conditions, the output voltage 
at each phase is independently controlled to be 120Vrms for most types of loads. 
b) On-demand reactive power support to grid. The SST responds to a 
reactive power command for grid support by injecting or absorbing reactive 
current into the grid. The actual amount of reactive power is subject to the SST 
VA rating. 
c) Output over current protection. This is achieved through an inner current 
loop that limits the instantaneous load current. As a result, the SST output 
switches from a constant-voltage mode into a constant-current mode. 
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d) Input over current protection. During input voltage sags, the SST input 
current increases in order to keep the input active power constant. If the input 
current tends to increase beyond its maximum allowed value, the controls enter 
into a constant input current mode. In this mode, the input active power no longer 
meets the load active power demand. As a result, the HVDC voltage will drop at 
a constant rate. 
e) Under voltage trip on HVDC link. The SST discontinues serving the load 
when the HVDC voltage reaches its minimum allowed value to avoid over 
modulation on the grid side. At this point, the output voltages are forced to zero.  
f) LVDC link for distributed generation and storage. The LVDC link is 
available to connect DES, DER and DC loads. DES and DER units are required 
to function as current sources to avoid interference with the LVDC link voltage 
regulation. 
g) Storage management. During transients, the SST generates an active 
power command for a connected DES device when the active power drawn from 
the grid is less than the load demand. This helps the SST ride through sustained 
input voltage sags. In steady state operation, the SST executes the pre-scheduled 
charging/discharging of the DES. 
h) Islanded mode of operation. When the distribution system is 
disconnected from the grid, the SST input side can be commanded to switch from 
the normal power-injection mode into a voltage regulation mode, which is 
achieved through droop-control techniques. 
The simulation results from testing some of the above functional capabilities are 
shown in Fig. 25 through Fig. 29. The transient response to a step reference command for 
reactive power support is seen in Fig. 25. Here the HVDC voltage remains unperturbed. 
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However; during voltage sags at the grid side, the HVDC voltage dips during the 
transitory power balance mismatch as seen in Fig. 26. 
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Fig. 25.  On-demand reactive power support capability. 
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Fig. 26.  Simulation results from SST average model demonstrating high-side voltage sag 
ride-through capability. 
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Fig. 27.  SST transient response to output fault currents. 
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Output current limiting is observed in Fig. 27 during a fault at one of the SST 
outputs. During this time, the active power drawn from the grid is reduced and the 
truncated shape of the current is maintained to enable the operation of external fault 
protection devices which detect the high slope of the current at zero-crossing. 
 Fig. 28 shows the input current limiting feature in action during sustained input 
voltage sags at rated power load conditions. The HVDC under-voltage protection trips to 
prevent the discharge of the HVDC link capacitor. The addition of storage allows the 
SST to send a command for active power support in order to prevent the HVDC link 
capacitor from discharging as seen in Fig. 29. 
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Fig. 28.  SST input over current and HVDC link under voltage protection. 
The low switch losses and switch count in single-stage SST topologies are at the 
expense of limited functionalities. For instance, the presence of the LVDC link decouples 
the input and output, allows for reactive power support to grid and input voltage sag ride-
  24 
through. The HVDC link on the three-stage SST topologies helps improve the LVDC link 
voltage regulation. This is done by transferring the 120 Hz voltage ripple onto the HVDC 
link. Table 1 summarizes the functional capabilities of each topology compared in [7]. 
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Fig. 29.  SST and storage transient response to input voltage sag. 
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AC-AC 
Flyback
AC-AC 
Full 
Bridge
AC-DC 
Boost + 
Inverter
AC-DC 
DAB + 
Inverter
Cascaded Full-bridge 
Multilevel Rectifier + 
DAB + Inverter
Diode-clamped 
Multilevel Rectifier + 
Full-bridge + Inverter
Bidirectional power Yes Yes Yes Yes Yes Yes
LVDC for DES and DER No No Yes Yes Yes Yes
DES management No No Yes Yes Yes Yes
Reactive power support to grid No No Yes Yes Yes Yes
HVDC link regulation N/A N/A N/A N/A Good Good
LVDC link regulation N/A N/A Good Poor Very good Very Good
Output voltage regulation Poor Poor Good Good Good Good
Input current regulation No No Very good Good Very good Very good
Input voltage sag ride through Poor Poor Good Good Very good Very good
Input current limiting No No Yes Yes Yes Yes
Output current limiting No No Yes Yes Yes Yes
HVDC undervoltage protection N/A N/A N/A N/A Yes Yes
HVDC overvoltage protection N/A N/A N/A N/A Yes Yes
LVDC undervoltage protection N/A N/A Yes Yes Yes Yes
LVDC overvoltage protection N/A N/A Yes Yes Yes Yes
independent frequency No No Yes Yes Yes Yes
independent power factor No No Yes Yes Yes Yes
Modularity Inplementation Simple Simple Simple Hard Simple Simple
Single-stage Two-stage Three-stage
Functionality
* N/A = Not applicable
 
Table 1.  Functional capabilities supported by the SST topologies. 
B. Literature Review on MAB converters 
 
Fig. 30.  Generalized MAB switching model. 
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The MAB converters are comprised of n full-bridge modules magnetically coupled 
through an n-winding HF transformer as illustrated in Fig. 30. The power that flows 
between any two ports is controlled through phase-shift modulation (PSM) of the square 
wave voltages generated at their corresponding AC sides. The dual-active-bridge (DAB) 
converter introduced in [13] and shown in Fig. 31 can be considered the simplest MAB 
converter. The equation derived therein for the DAB cycle-by-cycle average (CCA) 
power can be extended to any MAB converter. Thus the CCA power transferred from 
port j into port k of an MAB converter is given by 








−=
pi
φφ
pi
jk
jk
jks
kj
jk Lf
VV
P 1
2
''
,  kjjk φφφ −= , (1)
where ϕj and ϕk are the corresponding phase-shift angles, respectively; Vj’ and Vk’ are the 
corresponding DC voltages referred to port 1, respectively; fs is the switching frequency; 
and Ljk is the equivalent leakage inductance between ports j and k. Ljk is referred to as the 
link inductance hereinafter and its calculation is derived in the next section. 
 
Fig. 31.  DAB converter. 
The MAB converters have recently gained the attention of researchers as potential 
solutions for the integration of renewables with isolation [6],[13]-[18]. The advantages of 
this type of converters are 1) interconnection of sources with different voltage ratings by 
adjusting the HF transformer turn ratios; 2) single controller design; 3) zero voltage 
switching (ZVS) capability; 4) and high power density. On the other side, the complexity 
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of the HF transformer as well as the controller design considerably increases with the 
number of ports. The ZVS operating region for a DAB converter derived in [13] is shown 
in Fig. 32. 
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Fig. 32.  ZVS operating region of a DAB converter. 
The triple-active-bridge (TAB) converter was proposed by [14] and [15]. An 
attempt to unify all the multiport bidirectional DC–DC converters was made in [6]. 
Therein, the half-bridge modules are seen as replacement of the full-bridge modules as 
voltage-fed ports to reduce the switch count. As a result, the dual-half-bridge (DHB) and 
the triple-half-bridge (THB) converters are derived. In [15], the ZVS is achieved for wide 
voltage-range operation on one of the TAB DC sides through duty ratio control. 
A simple control technique for a TAB-based PV generation system with storage is 
presented in [16]. This system is shown in Fig. 33. Therein, the controller takes into 
account the cross-coupling characteristics of the TAB converter to achieve transient ride 
through support from the storage. The CCA current on the DC side of port 3 is given by 
(2) and plotted as a function of two of its phase-shift angles in Fig. 34. The observed non-
linear characteristics of the TAB converter are also shared by the other MAB converters. 
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Fig. 33.  TAB-based PV generation system with storage. 
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In [17] and [18], the authors introduce the QAB converter; however, its analysis is 
brief and no hardware results have been provided to date. 
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Fig. 34.  TAB port 3 CCA DC current as a function of two phase-shift angles. 
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C. QAB-based SST Topology 
The thee-stage DAB-based SST with the integration of PV and storage through 
separate non-isolated converters is shown in Fig. 35. The proposed SST topology, 
presented herein, replaces the DAB with a QAB. The two remaining ports are reserved 
for PV and storage integration. The power will be injected into SST not through the 
LVDC link, but directly through the HF transformer as seen in Fig. 36. 
 
Fig. 35.  DAB-based SST with storage and PV interfaced to LVDC link. 
 
Fig. 36.  QAB-based SST with storage and PV. 
A detailed analysis of the QAB converter is performed in the next chapter. This is 
the basis for the control design of the DC-DC stage of the SST. 
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III MAB AVERAGE MODEL 
This chapter starts with the calculation of the MAB link inductances. Then, a 
unified gyrator-based average model is developed for any MAB converter controlled 
through PSM. Expressions to determine the power rating of the MAB ports are also 
derived. For illustration, these results are applied to the QAB converter. 
The purpose of the work presented below is to obtain a generalized average model 
for any MAB converter. This model will simplify the MAB analysis, speed up its 
simulation, and help identify control strategies for specific applications. In [13]-[18], the 
equations for the CCA currents on the DC side of the ports are derived from (1) for the 
particular type of MAB converter analyzed therein and usually represented as a lumped 
current or power source. This approach hides the interaction between any two individual 
ports. 
For the following analysis, some assumptions are required. For simplicity, the 
effect of the mutual-leakage inductances within the HF transformer is not considered. 
This is a good approximation if the self-leakage inductances are modified with the 
addition of external inductors to the AC side of each port. A more detailed model for the 
HF transformer, as in [19], would be worth considering in a future work. For 
convenience, the inductances, currents and voltages are reflected to the primary winding 
of the HF transformer. The HF transformer magnetizing inductance Lm and the link 
inductances Ljk are defined at port 1. 
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A. MAB Link Inductances 
 
Fig. 37.  MAB “Y” equivalent AC circuit referred to port 1. 
The AC side of the MAB in Fig. 30 can be represented by the “Y” equivalent 
circuit in Fig. 37, where the voltages, currents and leakage inductances have been 
reflected to the primary winding by using (3). In order to identify the CCA power flow 
between any two ports, the “∆” equivalent circuit in Fig. 38 is considered. 
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Fig. 38.  MAB “∆” equivalent AC circuit referred to port 1. 
The above representation mimics a transmission system with equivalent link-
inductors connecting the AC ports to one another. The number of possible links that 
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results is calculated with (4). Fig. 39 shows how the complexity of the MAB converter 
increases dramatically as the number of ports increases. 
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Fig. 39.  Number of MAB links as a function of its number of ports. 
The AC current iLjk through the link inductor Ljk flows from port j into port k and its 
waveform can be generated with the corresponding AC voltages, vj and vk, as seen in Fig. 
40. As a result, by the Superposition principle, the AC current iLj through the inductor Lj 
is given by 
∑
≠
=
n
jk
LjkLj ii . (5)
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Fig. 40.  Link-inductor AC current between MAB ports j and k referred to port 1. 
The calculation of the link inductance Ljk between ports i and j requires the 
application of the Superposition principle and Thevenin’s theorem. From the circuit in 
Fig. 37, The Thevenin-equivalent inductance LTHj, defined at port 1 and associated with 
port j, is calculated to be 
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Likewise, the Thevenin-equivalent AC voltage vTHk, defined at port 1 and associated with 
port k, is given by 
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The reduced equivalent circuit under analysis is shown in Fig. 41. Alternatively to (1), 
the CCA power from port j into port k can be also determined from (8). By simple 
inspection, when comparing (1) and (8), the link inductance between the two ports is 
obtained from (9).  
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Fig. 41.  Thevenin equivalent AC circuit between MAB ports j and k. 
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B. MAB Gyration Gains 
 In [20], Ehsani et al. apply the Gyrator theory to the DAB converter. Therein, the 
DAB is recognized as a natural gyrator converter since the CCA DC current at one port is 
proportional to the DC voltage of the opposite port. The involved proportionality gain is 
called the gyration gain. The same concept can be extended to the MAB converter. This 
allows the representation of the CCA current on the DC side of any port as a linear 
combination of the DC voltages of the remaining ports. 
 The portion of the total CCA current flowing into the DC side of port j that is 
generated by the presence of port k is given by 




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

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then, the corresponding gyration gain is  


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By Superposition principle, the total CCA current flowing into the DC side of port j is 
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∑∑
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n
jk
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n
jk
jkj VgII , (12)
where Vk represents the DC voltage at any other port. The resulting gyrator-based average 
model for the j-th port of the MAB is illustrated in Fig. 42. This model can be extended to 
multi-port half bridge (MHB) converters after using the appropriate scaling factor for the 
voltages [21], [22]. Equation (13) remarks how the symmetry of the model can used to 
reduce the number of calculations by half. The above average model suggests that, 
through PSM, the gyrator gains could be modulated in order to extend the application of 
this type of topologies to AC conversion [23]. 
 
Fig. 42.  Gyrator type average model for MAB DC port j. 
jkkj PP −= , jkkj LL = , jkkj gg −=  (13)
C. MAB Port Power Rating 
Under a particular power flow scenario, the MAB converter is assumed to operate 
at its maximum (max) power when at least one phase-shift angle reaches the allowed 
magnitude. Furthermore, the power rating of an MAB port is constrained by the scenario 
that results in the max power flowing into or from it. Therefore, the power rating of the 
full bridge of an MAB port may depend on whether it operates as a source port or as a 
load port. 
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If a nonlinearity ψ(ϕ) is defined as 
( ) 






−=
pi
φφφψ 1 , (14)
then, the maximum power that can flow from port j into port k can be expressed as 
( )φψ
pi jks
kj
jk Lf
Vdd
P
2
2
1
max_ = , (15)
where ϕ is a design parameter that represents the allowable magnitude for all MAB 
phase-shift angles, and dj=Vj’/V1 and dk=Vk’/V1 are the DC conversion ratios of ports j 
and k, respectively. 
When the DC conversion ratio approximates to one, the DAB converter is shown to 
achieve ZVS operation of at light loads in [13]. For wide operating range of DC 
conversion ratios, a duty ratio control technique to ensure ZVS is presented for the triple-
active-bridge (TAB) converter and later generalized for any MAB converter in [15]. 
Another duty ratio control technique is proposed in [14] in order to minimize the overall 
TAB converter losses. According to [18], the QAB converter can operate in a DAB mode 
by disabling two of its ports. In general, an MAB converter can operate in a DAB mode 
by disabling n-2 ports. 
For simplicity, it is assumed herein that 
1
'
1
==
V
V
d jj , 1' LL j = , [ ]nj ,1∈∀ , ∞=mL . (16)
By combining (9) and (16), it follows that any MAB link inductance is simplified as 
1LnL jk = . (17)
Furthermore, by combining (1) and (17), the max power that can flow between any two 
MAB ports, PMAB_Link_max, also referred to as max MAB link power hereinafter, can be 
simply expressed as 
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2
max_max__ DABLinkMAB P
n
P
= , (18)
where PDAB_max is the max power that can flow when the MAB converter operates in a 
DAB mode. The max MAB link power in per-unit is given by 
( )φψ
nP
P
P
Base
LinkMAB
puLinkMAB
2max__
max___ == ,  
DABs
Base Lf
VP
pi2
2
1
= , (19)
where LDAB=2L1 according to (17). 
Intuitively, the maximum power delivered by a source port takes place when the 
magnitude of the phase-shift angles between it and the load ports reach the allowed value 
ϕ. Furthermore, a source port can further increase its throughput by redirecting power 
through passive ports, i.e. those ports with zero net power flow, referred to as forwarding 
ports hereinafter. In general, the power flow for a MAB converter operating with m 
source ports, q load ports and r forwarding ports at max power levels is depicted in Fig. 
43, where the links represent the total power transferred between two sets of ports, α is 
the required magnitude for the phase-shift angles between the forwarding ports and the 
source ports, and β is the required magnitude for the phase-shift angles between the 
forwarding ports and the load ports. 
 
Fig. 43.  MAB power flow among source, load and forwarding ports at max power levels. 
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Under the conditions summarized in Fig. 43, it can be noted that 
βαφ += , rqmn ++= . (20)
For zero-net power flow at the forwarding ports, it is found that   
( )





=
− αψψβ
q
m1
, (21)
which can be used in combination with (20) to solve for α and β. For the particular case 
when m=q, then β=α=ϕ/2. The total max MAB power in per-unit transferred from the 
source ports into the load ports is given by 
( ) ( )[ ]αψφψ rq
n
mP puMAB +=
2
max__ ( ) ( )[ ]βψφψ rm
n
q
+=
2
. (22)
Consequently, the per-unit max power for each source port is found to be 
( ) ( )[ ]αψφψ rq
n
P puSMAB +=
2
max___ . (23)
Similarly, the per-unit max power for each load port is given by 
( ) ( )[ ]βψφψ rm
n
P puLMAB +=
2
max___ . (24)
The rated power of each port will result from the analysis of all the valid 
combinations of m, q and r to find the worst case scenario. The approach developed 
herein will be illustrated through the analysis of the QAB converter in the next section. 
D. QAB Converter Analysis 
 Since the QAB converter has been selected for the implementation of the SST 
SC-DC stage, it will be analyzed herein following the approach developed for the MAB 
converters in the previous section. The switching model of the QAB converter is shown 
in Fig. 44 while its “Y” and “∆” equivalent AC circuits as referred to port 1 are shown in 
Fig. 45 and Fig. 46, respectively. The involved link inductances can be calculated with 
(9). 
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Fig. 44.  QAB switching model. 
 
Fig. 45.  QAB “Y” equivalent AC circuit referred to port 1. 
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Fig. 46.  QAB “∆” equivalent AC circuit referred to port 1. 
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Based on Fig. 46, the idealized steady-state QAB waveforms for unity conversion 
ratios are illustrated in Fig. 47, where the currents on the DC side of the QAB ports have 
been plotted along with their corresponding CCA values. The gyrator-based average 
model for the QAB converter is presented in Fig. 48, where the involved gyration gains 
can be calculated by using (11). 
 
Fig. 47.  Idealized steady-state QAB switching waveforms for unity DC conversion 
ratios. 
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Fig. 48.  QAB gyrator-based average model. 
When the max QAB link power has been reached between any two ports, the 
direction of the QAB power flow depends on the number of source, forwarding and load 
ports. Fig. 49 illustrates the power flow for different operating scenarios. The required 
phase shift-angle αQAB can be obtained from solving (25). It is important to note that ports 
not sinking or sourcing power will automatically operate as forwarding ports. The only 
way a QAB converter can have ports with no participation in the power flow is by turning 
it into a TAB or a DAB converter [18].  
 
Fig. 49.  QAB power flow scenarios at max power levels: (a) one-source-one-load, (b) 
one-source-two-load, (c) two-source-one-load, (d) two-source-two-load, (e) one-source-
three-load, and (f) three-source-one-load. 
  42 
( )( )QABQAB αψψαφ 21−+=  (25)
Depending on the particular application, some QAB ports might not be allowed to 
operate in all the scenarios depicted in Fig. 49, e.g. the PV port can only source power in 
steady state for the proposed SST topology; therefore, the ports associated with the grid 
and the battery cannot simultaneously source power under the scenario represented in 
Fig. 49 (d), nor can either of them source power under the scenario represented in Fig. 49 
(e). 
Based on (19), the max QAB link power in per-unit is found to be 
( )φψ
2
1
max___ =puLinkQABP . (26)
When operating in the one-source-one-load scenario, as in Fig. 49 (a), the total max QAB 
power in per-unit is 
( ) 





+=
22
1
max__1_1_
φψφψpuLSQABP . (27)
For both scenarios operating with one forwarding port, i.e., one-source-two-load and two-
source-one-load, as in Fig. 49 (b) and (c), respectively, the total max QAB power in per-
unit is 
( ) ( )QABpuLSQABpuLSQAB PP αψφψ +== max__1_2_max__2_1_ . (28)
The total max QAB power in per-unit when operating in the two-source-two-load 
scenario, as in Fig. 49 (d), is found to be the same as that of the DAB converter as 
follows 
( )φψ== puDABpuLSQAB PP max__max__2_2_ . (29)
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Finally, the total max QAB power in per-unit for both the one-source-three-load and 
three-source-one-load scenarios, as in Fig. 49 (e) and (f), respectively, is 
( )φψ
2
3
max__1_3_max__3_1_ == puLSQABpuLSQAB PP . (30)
The total max QAB power in per-unit for each scenario has been plotted as a 
function of ϕ in Fig. 50. The rated power for each QAB port can be determined 
depending on the corresponding worst case scenario it may operate. Fig. 50 suggests that, 
when the QAB converter only operates in the one-source-one-load scenario, turning the 
QAB converter into a DAB converter in order to minimize losses may result in a reduced 
capacity, depending on the selected ϕ. 
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Fig. 50.  QAB power curves to determine power rating of source and load ports. 
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IV SST DC-DC STAGE CONTROL DESIGN 
The present chapter focuses on the control design for the DC-DC stage of the 
proposed SST topology. Both single-input-single-output (SISO) and multiple-input 
multiple-output (MIMO) types of controllers are designed. A novel technique that 
complements the SISO controller and takes into account the cross-coupling 
characteristics of the QAB converter is also presented herein. The block diagram in Fig. 
51 summarizes all the controls required for the operation of the SST DC-DC stage. 
3φ
4φ
1φ
 
Fig. 51.  QAB-based SST controls block diagram. 
The switching model of the complete QAB-based SST is shown in Fig. 52. This 
model has been simplified as in Fig. 53 in order to analyze the SST DC-DC stage. Since 
the current on the DC side of QAB port results from the rectification of its corresponding 
inductor current, it has large ripple amplitude with twice the switching frequency. In 
order to prevent these ripple currents from reaching the PV and storage, CLC and LC 
filters are added to their corresponding ports, respectively. The ports corresponding to the 
HVDC and LVDC links are to be back-to-back connected to the rectifier and inverter, 
respectively; therefore, only DC link capacitors are needed. The HVDC link is modeled 
as an independent DC voltage source. This port will act as a slack DC bus in order to 
balance the QAB power flow, including losses. At the other end, the inverter is modeled 
with an independent DC current source discharging the DC link capacitor. This is a 
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simple way of modeling the CCA of the DC current absorbed by the inverter stage. A 
more accurate model requires this current to change in order to keep the load power 
constant. 
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Fig. 52.  SST switching model. 
 
Fig. 53.  SST DC-DC stage switching model. 
The QAB DC ports are assigned as follows: DC port 1 corresponds to the HVDC 
link; DC port 2 corresponds to the PV + CLC filter; DC port 3 corresponds to the LVDC 
link; and DC port 4 corresponds to the battery + LC filter, as seen in Fig. 53 
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A. SST DC-DC Stage Plant Modeling 
 In order to simplify the plant modeling, the stray resistances associated with 
switching, conduction and hysteresis losses within the system have been neglected. 
Therefore, the modes associated with the external filters are the predominant dynamics of 
the system. As a result, the designed controller will be based on a loss-less plant, which is 
a conservative assumption to ensure the stability of the actual system. The block diagram 
of the SST DC-DC stage is shown in Fig. 54. The input, outputs and disturbances are 
highlighted in green, red and blue, respectively. Port 1 phase-shift angle ϕ1 has been set to 
zero. The CCA current on the DC side of each port is represented by a nonlinearity ψj 
defined as 
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Fig. 54.  SST DC-DC stage block diagram. 
 In order to obtain a state-space representation of the plant, the QAB portion of 
the plant needs to be linearized around the operating point *. The linearized model that 
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represents the variation of the currents in (31) as a function of the variations of the DC 
voltages and the variations of phase-shift angles is 
∑∑
≠
∆+∆≈∆
jl
ljl
k
kjkj VHGI φ , 
{ }4,3,2,, ∈lkj , 
(32)
where 
*
jjj III −=∆ , 
*
kkk φφφ −=∆ , *lll VVV −=∆ . (33)
The expressions to obtain the coefficients corresponding to the phase-shift angles are 
shown below. For k=j the coefficients are given by 
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and for k≠j the coefficients are given by 
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The coefficients corresponding to the DC voltages are obtained from 
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The state-space representation of the plant is defined as 
( )ppppp DCBAP ,,,=  (37)
with control variables defined as the angle variations around * 
*
1111 φφφ −=∆=u , *3332 φφφ −=∆=u , *4443 φφφ −=∆=u ; (38)
and outputs defined as the variations of the PV voltage, LVDC voltage and battery 
current around *, respectively. They also represent the first state variables 
  48 
*
11 PVPVPV VVVyx −=∆==  
*
22 LVDCLVDCLVDC VVVyx −=∆==  
*
33 BattBattBatt IIIyx −=∆==  
(39)
with the remaining state variables defined as 
*
2224 PVCC VVVVx −=∆=∆=  
*
115 PVLL IIIx −=∆=  
*
4446 BattCC VVVVx −=∆=∆= . 
(40)
Then, the corresponding state-space matrices are 
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For convenience, the state vector is represented as 
[ ] [ ] [ ]T
r
TT
p XYxxxyyyxxxxxxX === 654321654321  (42)
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B. Bump-transferring Matrix 
This section only applies to the SISO type of control approach. Herein, the 
linearized model the QAB in (32) is reduced to depend only on the phase-shift angles; 
therefore, the variations on the DC voltages are assumed to be disturbances. 
 For convenience, the nonlinear model of the QAB converter in (31) is simply 
expressed by a nonlinearity vector Ψ defined as 
[ ] ( )ΦΨIIII T == 432 ,  [ ]TΦ 432 φφφ= , (43)
where the vector I only includes the CCA currents that drive the corresponding plant 
outputs. GΨ is the transfer function matrix of the linearized model of the QAB converter 
around the operating point * with its main diagonal and off-diagonal entries given by (34) 
and (35) respectively. 
In order to deal with the cross-coupling characteristics of the QAB converter, a 
decoupling stage can be implemented at the plant input through the inverse of GΨ [24]. 
This is depicted in Fig. 55 (a), where GC=diag[Gc2, Gc3, Gc4] is the controller transfer 
function matrix to be derived in the next section using a SISO approach; ∆E is the 
variation on the error vector; ∆Iest is an estimate of ∆I, i.e. the variation on I; and ∆Φ is 
the variation on Φ. Furthermore, due to the non-linear characteristics of the QAB 
converter, for an extended operating region, a gain scheduling technique can be 
implemented to update the entries of GΨ [14]. 
An alternative approach to minimize the interaction between the control loops due 
to the cross-coupling characteristics of the QAB converter is selecting different 
bandwidths for the control loops [15]. As a result, the loop with the higher bandwidth 
will determine the direction of ∆Φ during transients. Furthermore, a technique briefly 
introduced in [16] to manipulate the direction of ∆Φ in order to improve the dynamic 
performance of a particular TAB port can be extended to the QAB converter, and in 
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general to any MAB converter. This is depicted in Fig. 55 (b), where ∆Φest=[∆ϕ2est, ∆ϕ3est, 
∆ϕ4est]T is an estimate of ∆Φ and KB is defined herein as the Bump-transferring matrix. 
1-
ΨG )(⋅Ψ
)(⋅Ψ
 
Fig. 55.  QAB control strategies: (a) control loop decoupling through the inverse of the 
plant gain matrix, and (b) manipulation of controls direction through the Bump-
transferring matrix. 
The selection of KB consists in setting which direction the QAB power flow should 
follow when power in injected from any port. Considering that the power is drawn 
instead will result in the same matrix. For this analysis, the possible power flow scenarios 
identified in Fig. 49 will be applied to the power variations. This technique enables a port 
to transfer the power variation (or power bump) onto the ports with lower bandwidth 
loops. The loop with the lowest bandwidth loop can only transfer the power variation to 
the slack port, which in this application is the HVDC port. This occurs because the 
proportions in which the power variation is divided among the QAB links, as indicated in 
Fig. 49, tends to be dynamically modified by the control loops working at different 
bandwidths. 
When the direction of ∆Φest is not altered, i.e. KB equals the identity matrix, and 
power is injected at a high-bandwidth port, the power flow tends to follow the direction 
shown in Fig. 49 (e) being divided among the other three ports. On the other hand, if the 
power is drawn, the direction is as shown in Fig. 49 (f). 
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In order to redirect the power variation to a single port, as in figure Fig. 49 (a), the 
KB matrix is obtained in three steps. Given that ϕ1 is fixed to zero, in order to transfer the 
power variation from the PV port onto the HVDC port, then 
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Similarly, in order to transfer the power variation from the LVDC port onto the HVDC 
port, then 
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In order to transfer the power variation from the battery port onto the HVDC port, then 
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Finally, after combining these three partial results, power variations will always get 
transferred to the HVDC port by using 
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Since the HVDC voltage regulation usually has a low bandwidth, a practical 
selection of KB is to minimize the disturbances on the HVDC link, which allows for a 
reduction on the size of the HVDC capacitor. This can be achieved by the transferring 
any power variation onto the battery port. In order to transfer the power variation from 
the PV port onto the battery port, then 
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In order to transfer the power variation from the LVDC port onto the battery port, then 
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In order to transfer the power variation from the HVDC port onto the battery port, (46) 
can be used. After combining these partial results, the required KB is given by 
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In summary, the approach presented herein takes into account the cross-coupling 
characteristics of the QAB converter to improve the dynamical performance of a selected 
port. This can be generalized to any MAB converter based on its power flow analysis. 
C. SST DC-DC Stage SISO Controller 
The required transfer functions of the filters at the DC side of the QAB ports as 
seen in Fig. 53 are defined as 
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The block diagram in Fig. 56 shows the SISO type of control loop for the PV 
voltage implemented herein. The gains associated with the feedback signal conditioning, 
as well as the DSP digital to analog conversion (ADC) and PWM modules have been 
intentionally omitted for simplicity. The control loops for the LVDC voltage and the 
battery current share the same structure and are shown in Fig. 57 and Fig. 58, 
respectively. Depending on the way the saturation limits are implemented on the DSP, 
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when one of the loops saturates, it may require KB to be set to the identity matrix in order 
to avoid interference with the other control loops. 
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Fig. 56.  Simplified PV voltage control loop. 
 
Fig. 57.  Simplified LVDC voltage control loop. 
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Fig. 58.  Simplified battery current control loop. 
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The entries of GC have been designed with the k-factor technique [25]. The LVDC 
loop is selected to be the fastest and the battery loop to be the slowest as seen in the Bode 
plot in Fig. 59. 
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Fig. 59.  Bode plot of SST DC-DC stage open-loop gains. 
D. SST DC-DC Stage MIMO Controller 
As an alternative to the SISO controller designed in the previous section, a MIMO 
type of control loop can be considered in order to incorporate the DC voltages as plant 
state variables [26], [27]. The MIMO controller is designed using the Linear Quadratic 
Regulator (LQR) technique. The availability of voltage and current sensors within the 
circuit allow for a full-state feedback type of control as the LQR controller.  
 Since the LQR controller applies proportional gains to the error signals, 
additional filtering can be implemented within the controller to keep sensor noise from 
propagating to the controller output. This is done by augmenting the given plant Pp in 
(37) with a first order filter at its input. The state-space representation of the filter stage is  
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( )fffff DCBAP ,,,=  (52)
with state-space matrices 
33xff IwA −= , 33xff IwB = , 33xf IC = , 330 xfD = , (53)
where wf if the filter corner frequency in rad/s. The resulting nominal plant is obtained 
from 
( )nnnnfpn DCBAPPP ,,,== , (54)
with a new state vector that includes the filter state variables 
[ ]Tfrn XXYX = . (55)
Additionally, the nominal plant Pn is augmented with integrator at its output to guarantee 
zero-steady-state. The additional state variables are obtained from 
11 yz =& , 22 yz =& , 33 yz =& . (56)
Finally, state-space matrices of the design plant are  






=
nx
nx
A
C
A
39
33
0
0
, 





=
n
x
B
B 33
0
 (57)
with the state vector 
[ ]Tfr XXYZX = . (58)
The augmentation process to obtain the design plant is illustrated in Fig. 60. The 
LQR controller design process follows below to determine the control gain matrix KLQR 
defined as 
[ ][ ]TfrfrzyLQR XXYZKKKKXKU −=−=  (59)
for the obtained design plant. 
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Fig. 60.  Design plant for LQR controller. 
From [26] and [27], the linear full-state feedback control law in (59) is the solution 
to the optimization problem: minimize the infinite-horizon quadratic continuous-time 
cost functional 
( )∫
∞
+=
02
1
τdRUUQXXJ TT  (60)
subject to the linear time-invariant dynamic constraint 
BUAXX +=&  (61)
and initial condition 
0)0( XX = . (62)
The control gain matrix is obtained from 
PBRK TLQR
1−
=  (63)
where P is the unique solution of the Control Algebraic Riccati Equation (CARE): 
01 =+−+ − QPBPBRPAPA TT . (64)
The control weighting matrix is positive definite and given by 
33xrIR =  (65)
where the parameter r is adjusted manually. The state weighting matrix is positive semi-
definite and given by 
MMQ T=  (66)
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where 
][ HL MMM =  (67)
is used for shaping the singular values (SV) of the frequency response of the open loop 
gain [26]. Then, for SV matching at low frequencies:  
( )[ ] 11 −− −−= nnnnL DBACM , 930 xHM = . (68)
The SV plots of the frequency response of the open loop gain and the closed loop 
gain are shown in Fig. 61. A low frequency un-damped mode, which results from the 
interaction of the filters due to the cross-coupled characteristics of the QAB, is observed. 
The dispersion observed at the zero-crossing suggests that the bandwidth vary depending 
on the controls direction. 
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Fig. 61.  Singular values of the frequency response of a) open loop gain, and b) closed 
loop gain, with LQR controller. 
The closed loop gain transient response to a step reference command is shown in 
Fig. 62. Some interaction between the channels is observed. The dynamic performance of 
this controller is acceptable for the purpose of demonstrating a functional QAB-based 
SST. The final structure of the LQR controller to be implemented for the DC-DC stage of 
the SST is depicted in Fig. 63. 
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Fig. 62.  Closed loop gain transient response to step reference command, with LQR 
controller. 
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Fig. 63.  SST DC-DC stage LQR controller. 
An alternative approach for designing the controller is the H-infinity technique 
[26]. Good properties of the system dynamics can be enforced by applying appropriate 
constraints. Since this type of controller is not full-state feedback, the addition of a filter 
for estate-estimation increases the size of the controller. The better dynamic performance 
of the H-infinity controller can be observed from the SV plots of the frequency response 
of the open loop and closed loop gains in Fig. 64. This controlled technique is worth 
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considering in a future work. The only draw back is the complexity of the controller, 
since it requires more processing from digital controllers for fast systems as power 
converters. However, its implementation is possible if enough processing bandwidth is 
available. The closed loop gain transient response to a step reference command is shown 
in Fig. 65. 
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Fig. 64.  Singular values of the frequency response of a) open loop gain, and b) closed 
loop gain, with H-infinity controller. 
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Fig. 65.  Closed loop gain transient response to step reference command, with H-infinity 
controller. 
The LQR controller is selected herein for the hardware implementation when 
assembling the complete prototype SST, since having access to the measurements of all 
the state variables enables a feedforward technique for the SST AC-DC stage that will be 
introduced in the next chapter. 
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V SST AC-DC STAGE CONTROL DESIGN 
This chapter presents the analysis of the SST AC-DC stage. The average model is 
obtained and used to derive the required transfer functions for the designed of the SISO 
type of controllers for the grid current and HVDC voltage and are connected in a 
cascaded fashion. Fig. 66 shows the switching model of the SST AC-DC stage 
considered in this analysis, where the QAB port 1 is modeled with a current source 
representing the corresponding CCA current. 
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Fig. 66.  SST AC-DC stage switching model. 
A. SST AC-DC Stage Plant Modeling 
The rectifier power poles can be modeled with an ideal transformer as seen in Fig. 
67 [25]. The duty ratio, defined in (69), is the control variable and its modulated to 
regulate the HVDC voltage, ultimately.  
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Fig. 67.  SST AC-DC stage average model. 
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HVDC
ctRe
ctRe V
Vd =  (69)
The grid current is given by  
ctRe
ctReGrid
Grid
sL
VV
I
−
= , (70)
where VRect is the voltage generated by the rectifier. The CCA value of the current at the 
HVDC side is given by 
GridctReHVDC IdI = . (71)
This current drives the HVDC voltage as follows 
HVDC
HVDC
HVDC
sC
IIV 1−= . (72)
The nonlinear characteristics of the rectifier can be simply represented with a 
nonlinearity ψRect as seen in the block diagram depicted in Fig. 68. The input, outputs and 
disturbances are highlighted in green, red and blue, respectively. 
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Fig. 68.  SST AC-DC stage block diagram. 
In order to obtain a linear model of the plant for the outer loop, the HVDC voltage 
can be represented in terms of the energy of the HVDC capacitor. The energy is 
calculated from 
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2
2
1
HVDCHVDCHVDC VCE = , (73)
and it is related to the power injected into the HVDC link, PHVDC, by 
s
PP
E HVDCHVDC
1−
= , (74)
where  
GridpkGridpkGridHVDC IVPP 2
1
== . (75)
This is based on the assumption that the rectifier is a lossless converter; the 120Hz 
harmonic is disregarded; and it is operating at unity power factor. 
B. Phase-locked Loop 
The phase-locked loop (PLL) structure considered herein is presented in [28]. Fig. 
69 shows its block diagram. After linearizing the PLL model around the 60Hz frequency, 
the variation on the error is given by 
δ∆≈∆
2
GridpkV
e . (76)
As a result, the transfer function considered for the design of the low pass filter GLPF is 
s
V
s
se
sG GridpkPLL 2)(
)()( ==
ω
. (77)
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Fig. 69.  PLL block diagram. 
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C. Cascaded Controllers 
The required controllers for the SST AC-DC stage are depicted in Fig. 70. The 
inner loop corresponds to the grid current control which is designed to follow a sinusoidal 
reference. The outer loop corresponds to the HVDC voltage control. 
 
Fig. 70.  SST AC-DC stage cascaded controllers. 
The transfer function considered for the design of the current loop controller is 
given by 
ctRectRe
Grid
Grid
sLsV
sI
sG 1)(
)()( −== , (78)
while the transfer function considered for the design of the voltage loop controller is 
given by 
HVDCGrid
HVDC
HVDC
sCsP
sV
sG 2)(
)()(
2
== . (79)
In order to minimize the interaction between the two SST stages a novel technique 
is presented herein. The power P1 required by the QAB port 1 is estimated based on the 
measured QAB DC voltages and the phase-shift angles generated by the LRQ controller 
and is fed into the HVDC voltage loop. The estimated P1 power is obtained from 
( )4141321211 ˆˆ CLVDCCHVDCHVDC VgVgVgVIVP ++== . (80)
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This technique is an alternative to the one proposed in [29] for the three-stage DAB-
based SST in Fig. 35 which can only be extended to any MAB converter as long as each 
port can be modeled as a power source/load. However, the technique presented herein 
and summarized by (80) can be applied to any type of source/load at any MAB port. 
In order to verify the performance of all the designed controls, intensive 
simulations of both the SST AC-DC stage and the complete SST are performed. 
Additionally, a hardware prototype is implemented for validation purposes. These results 
are presented in the next two chapters. The Bode plots corresponding to the HVDC 
voltage and the grid current loops are shown in Fig. 71. 
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Fig. 71.  Bode plot of SST AC-DC stage open-loop gains. 
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VI SIMULATION RESULTS 
The simulation results of the SST topology introduced in chapter II are presented in 
this chapter. The system features the controllers designed in chapters IV and V. The 
selected simulation package is MATLAB™/Simulink® complemented with PLECS® 
blockset. MATLAB™ offers powerful tools for control design. Simulink® has a large 
library of blocks for implementing the controls, while PLECS® adds additional libraries 
for simulation of power electronic circuits. 
A. SST DC-DC Stage 
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Fig. 72.  QAB-based SST DC-DC stage Simulink model. 
The simulation setup of the SST DC-DC stage makes extensive use of Simulink® 
sub-system blocks as well as PLECS® sub-circuit blocks. Fig. 72 through Fig. 75 show 
the details of the Simulink® model. 
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Fig. 73.  QAB-based SST DC-DC stage PLECS circuit. 
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Fig. 74.  PSM gate-pulse-generation Simulink sub-system. 
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Fig. 75.  QAB PLECS sub-circuit. 
The QAB steady-state switching waveforms for φ2 = -25°, φ3 = -50° and φ4 = -75° 
are shown in Fig. 76. 
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Fig. 76.  Simulation Results: QAB steady-state switching waveforms for φ2 = -25°, φ3 = -
50° and φ4 = -75°. 
1) SISO Controller 
The simulation results corresponding to the SISO controller are presented in this 
section. The Simulink sub-model of the SISO controller is shown in Fig. 77 through Fig. 
79. 
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Fig. 77.  SISO controller: Simulink sub-system. 
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Fig. 78.  SISO controller: Gc Simulink sub-system. 
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Fig. 79.  SISO controller: Gc2 Simulink sub-system. 
The transient response when KB equals the identity matrix is seen in Fig. 80. It can 
be observed that, following the disturbance, the power variation is distributed among the 
remaining ports. This causes the PV voltage to dip. In steady state, the power is balanced 
by the HVDC link. When KB is selected to transfer the power variation onto the HVDC 
port, the transient response is seen in Fig. 81. It can be observed that, the disturbance has 
little effect on the PV and battery ports. Fig. 82 shows the transient response when KB is 
selected to transfer the power variation onto the battery port. As a result, the disturbance 
has little effect on the PV port and the rate of change of the HVDC current is minimized. 
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Fig. 80.  SISO controller simulation results: SST DC-DC stage transient response to a 
step-load when KB equals the identity matrix. 
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Fig. 81.  SISO controller simulation results: SST DC-DC stage transient response to a 
step-load when the power variation is transferred onto the HVDC link. 
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Fig. 82.  SISO controller simulation results: SST DC-DC stage transient response to a 
step-load when the power variation is transferred onto the storage. 
2) MIMO Controller 
The simulation results corresponding to the MIMO controller are presented in this 
section. The Simulink sub-model of the MIMO controller is shown in Fig. 83. 
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Fig. 83.  MIMO controller: Simulink sub-system. 
In order to verify the dynamic performance of the LQR controller, a step load 
current at the LVDC port is applied to the DC-DC stage. As observed in Fig. 84 and Fig. 
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85, the outputs show good reference command following under disturbances. It can be 
observed that settling times of the outputs when using MIMO controller are not far apart 
as opposed to those from the SISO controller. 
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Fig. 84.  MIMO controller simulation results: SST DC-DC stage transient response to an 
increasing step-load. 
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Fig. 85.  MIMO controller simulation results: SST DC-DC stage transient response to a 
decreasing step-load. 
B. SST AC-DC Stage 
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Fig. 86.  SST AC-DC stage Simulink model. 
The simulation setup of the SST AC-DC stage also makes extensive use of 
Simulink® sub-system blocks as well as PLECS® sub-circuit blocks. Fig. 86 through Fig. 
89 show the details of its Simulink® model. 
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Fig. 87.  SST AC-DC stage PLECS circuit. 
 
Fig. 88.  Rectifier PLECS sub-circuit. 
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Fig. 89.  PWM gate-pulse-generation Simulink sub-system. 
In order to verify the dynamic performance of the designed cascaded controllers, a 
step load current at the HVDC port is applied to the AC-DC stage. As observed in Fig. 
90, the output shows good reference command following under disturbances. 
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Fig. 90.  Simulation results: SST AC-DC stage transient response to a step-load. 
C. Complete SST 
In this section, the simulation of the interconnected AC-DC and DC-DC stages is 
performed. In order to verify the dynamic performance of all the SST controls, a step 
load current is applied at the LVDC port of the SST. As observed in Fig. 91 and Fig. 92, 
the outputs show good reference command following under disturbances. However, the 
performance of the HVDC voltage regulation greatly improves when using the 
feedforward approach as seen in Fig. 92. As a consequence, the grid current does not 
overshoot. 
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Fig. 91.  Simulation results: SST transient response to a step-load without P1 
feedforward. 
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Fig. 92.  Simulation results: SST DC-DC stage transient response to a step-load with P1 
feedforward. 
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VII EXPERIMENTAL RESULTS 
The present chapter shows the results of the hardware implementation of the SST 
topology introduced in chapter II. The system features the controllers designed in 
chapters IV and V. The prototype was developed in the Power Electronics Lab at ASU to 
verify the dynamic performance of all the controllers on the actual plant. 
 
Fig. 93.  SST hardware implementation. 
The developed prototype seen in Fig. 93 has been originally designed with a rated 
power of 1KW with a switching frequency of 20KHz. The DC voltage is set to 48V for 
each QAB port; however, the HF transformer turns ratio can be modified for different 
voltage ratings. The grid voltage is stepped down to 28Vrms before connecting it to the 
rectifier. 
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The controls are implemented on a Texas Instruments™ TMS320F28335 digital 
signal processor (DSP). Target Support Package™ block-set for MATLAB™/ 
Simulink® is used to generate the C-code for the DSP which is installed on a Zdsp™ 
F28335 board from SPECTRUM DIGITAL, whereas TI Code Composer Studio™ (CCS) 
is used to load the C-code onto the DSP. 
A. SST DC-DC Stage 
Fig. 94 through Fig. 96 show the structure of the SST DC-DC stage controller to 
generate the code to be loaded into the DSP. 
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Fig. 94.  DSP program defined in a Simulink model. 
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Fig. 95.  Acquisition of (a) reference and (b) feedback signals. 
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Fig. 96.  Generation of PSM pulses. 
The measured QAB steady-state switching waveforms for φ2 = -38°, φ3 = -76° and 
φ4 = -38° are shown in Fig. 97. 
  82 
v2 v3v1
v4
Voltages (25V/div)
Time (10µs/div)
(a)
  
iL2
iL3iL1
iL4
Currents (2.0A/div)
Time (10µs/div)
(b)
   
Fig. 97.  Experimental results: QAB steady-state switching waveforms for φ2 = -38°, φ3 = 
-76° and φ4 = -38°. 
1) SISO Controller 
Fig. 98 shows the model of the SISO controller to generate the code to be loaded 
into the DSP. For the verification of the close-loop operation, a step current at the LVDC 
link is applied. The transient response when KB equals the identity matrix is seen in Fig. 
99, whereas the transient responses when KB is selected to transfer the power variation 
onto the HVDC port and to the battery port are seen in Fig. 100 and Fig. 101, 
respectively. 
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Fig. 98.  Implementation of SISO controller with Simulink standard blocks. 
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Fig. 99.  SISO controller simulation results: SST DC-DC stage transient response to a 
step-load when KB equals the identity matrix. 
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Fig. 100.  SISO controller simulation results: SST DC-DC stage transient response to a 
step-load when the power variation is transferred onto the HVDC link. 
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Fig. 101.  SISO controller simulation results: SST DC-DC stage transient response to a 
step-load when the power variation is transferred onto the storage. 
The above experimental results for the SISO controller closely match those from 
the simulation results in Fig. 80 though Fig. 82, thus validating them. 
2) MIMO Controller 
Fig. 102 shows the model of the LQR controller to generate the code to be loaded 
into the DSP. For the verification of the close-loop operation, a step current at the LVDC 
link is applied. The transient responses are seen in Fig. 103 and Fig. 104. 
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Fig. 102.  Implementation of LQR controller with Simulink standard blocks. 
  
 
Fig. 103.  MIMO controller simulation results: SST DC-DC stage transient response to an 
increasing step-load. 
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Fig. 104.  MIMO controller simulation results: SST DC-DC stage transient response to a 
decreasing step-load. 
The above experimental results for the MIMO controller closely match those from 
the simulation results in Fig. 84 and Fig. 85, thus validating them. 
B. SST AC-DC Stage 
Fig. 105 through Fig. 107 show the structure of the SST AC-DC stage controller to 
generate the code to be loaded into the DSP. 
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Fig. 105.  SST AC-DC stage DSP program defined in a Simulink model. 
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Fig. 106.  PLL sub-system defined in a Simulink model. 
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Fig. 107.  PWM sub-system defined in a Simulink model. 
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For the verification of the performance of the cascaded controllers in close-loop 
operation, a step current at the HVDC link is applied. The transient responses are seen in 
Fig. 108 and Fig. 109. 
   
Fig. 108.  Experimental results: SST AC-DC stage transient response to an increasing 
step-load. 
   
Fig. 109.  Experimental results: SST AC-DC stage transient response to a decreasing 
step-load. 
The scale of HVDC voltage is reduced to observe its transient response. The 
experimental results in Fig. 108 validate the simulation results in Fig. 90. 
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C. Complete SST 
For the verification of the performance of all the SST controllers in close-loop 
operation, a step current at the LVDC link is applied while current is being injected at the 
PV port. The transient responses are seen in Fig. 110. Fig. 110 (a) shows how the grid 
current changes its phase in order to regulate the HVDC voltage.  
 
Fig. 110.  Experimental results: Complete SST transient response to an increasing step-
load. 
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VIII CONCLUSION 
A SST topology based on a quad-active-bridge (QAB) converter which provides 
isolation for the load, as well as DG and storage has been proposed herein. A gyrator-
type large-signal average model has been developed for a general multi-active-bridge 
(MAB) converter and used to significantly speed up the simulation of the DC-DC stage 
of the QAB-based SST. Additionally, the expressions to determine the power rating of an 
MAB port have been derived and used to determine the power rating of the QAB ports 
considering the operating characteristics of the SST application. 
Two control approaches have been followed to design the controls for the SST DC-
DC stage: SISO and MIMO. A control technique that complements the SISO controller 
and takes into account the cross-coupling characteristics of the QAB converter has been 
introduced herein. This technique allows improving the dynamic performance of the 
HVDC of the SST. Alternatively, a full-state-feedback MIMO controller as the LQR has 
also been designed. This type of controller allows the access to all state variables, thus 
enabling a feedforward technique to enhance the performance of the HVDC voltage 
regulation on the AC-DC stage. The power demanded by the QAB is estimated and fed 
into the AC-DC stage controller. This is a simple yet effective approach that helps 
minimize the interaction between the two SST stages. 
The dynamic performance of the designed QAB control loops based on the 
proposed SISO technique as well as the MIMO approach are verified through extensive 
simulation of the SST average and switching models. When enabling the feedforward 
technique for the operation of the complete SST, the HVDC voltage regulation 
significantly improves. The experimental results show that the transient responses for 
each control strategy match those from the simulations results thus validating them. 
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